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Abstract 
The charge dynamics and the interface defect state density of AlOx/SiNx passivation stacks deposited by plasma-enhanced 
chemical vapor deposition (PECVD) on crystalline silicon (c-Si) wafers are investigated. High frequency (1 MHz) capacitance 
voltage (C-V) measurements were performed on stacks in the as deposited state and after an annealing step. C-V sweeps reveal an 
initially high negative charge density for the as deposited sample, activated by the thermal budget during SiNx deposition. 
However, this charge state is unstable and reduced owning to electron detrapping and emission into the c-Si upon applying 
moderate voltages. In the annealed sample, the AlOx/SiNx stack has a stable negative fixed charge. Both for as deposited and for 
annealed samples, applying a positive or negative constant gate voltage stress (Vstress) enhances or reduces the negative effective 
charge density (Qox,eff), respectively. Injection of charges from the c-Si into traps in the AlOx/SiNx stack is identified as the 
mechanism responsible for this behavior. We conclude that in addition to fixed negative charges trapping of negative charges 
near the interface is a crucial mechanism contributing to the total effective negative charge of the stack. Their contribution 
depends on the temperature and duration of the thermal treatment. Additionally, a large Vstress leads to generation of additional Si 
dangling bond defects over the entire c-Si bang gap at the c-Si/AlOx interface. 
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1. Introduction 
Amorphous aluminum oxide (AlOx or Al2O3) has a great potential to be implemented in passivation schemes for 
high-efficiency crystalline silicon (c-Si) solar cells [1,2]. The passivation by AlOx is related to the combination of 
chemical surface passivation, low c-Si/AlOx interface defect state density (Dit), and field-effect passivation by 
negative charges (Qox) located near the semiconductor-oxide interface. A silicon oxide (SiOx) interlayer formed at 
the Si/AlOx interface plays a critical role in the saturation of dangling bonds as well as in the formation of the 
negative charge [3,4]. Theoretical studies have revealed that (ionized) point defects in the AlOx bulk are the origin of 
the negatively charged traps [5-9]. Aluminum and oxygen vacancies (Va and Vo), interstitials (Ali and Oi) and 
dangling bonds (AlDB and ODB) introduce acceptor-like and/or donor-like defect levels. These levels can either trap 
or transport charges depending on the defect density, the position of the Fermi level and the position of the defect 
levels with respect to the band edges [9]. Defects which may be located preferably near the O-rich SiOx/AlOx 
interface, such as the Va, the Oi and the ODB, can trap electrons in deep acceptor-like levels near the AlOx valence 
band and thus act as fixed negative charge centers [9,10]. In addition, the negatively charged tetrahedral AlO4 which 
is dominant near the SiOx/AlOx interface [4] is very likely to be responsible for fixed negative charges. Recent 
experimental works have demonstrated that charging of traps near the SiOx/AlOx-interface plays an important role in 
the formation of the negative charge [11-14]. Capping the passivating AlOx with SiNx offers several advantages in 
comparison to uncapped AlOx- single layers for Si solar cell processing [1], such as better chemical and thermal 
stability [22] as well as enhanced internal reflectivity when applied on the rear side of solar cells [15,16]. Defect 
levels in the SiNx bulk related to 1Si-H and Si dangling bonds may also contribute to charge trapping [17-19]. The 
AlOx/SiNx stacks also exhibit a negative fixed charge density [20,21]. The above mentioned traps as well as fixed 
charges may contribute to the effective negative charge of the stack and thus influence the field-effect passivation 
properties. However, the origin of the negative charge and possible charge instabilities owning to trap charging 
mechanisms at the c-Si/AlOx interface and in particular in the AlOx/SiNx stack are still not yet clearly understood. In 
this paper the contribution of stable fixed charges as well as unstable charged traps to the effective negative charge 
of the PECVD-AlOx/SiNx stacks are discerned through investigations of the stability of the negative charge upon 
applied potentials. The effect of different thermal treatments on the stability of the charge and on the passivation 
properties is examined. For this, high frequency (1 MHz) capacitance voltage (C-V) measurements are compared 
with effective minority charge carrier lifetime (τeff) experiments via quasi-steady-state photoconductance (QSSPC). 
Through constant voltage stress (Vstress) in conjunction with C-V measurements we study the role of charge trapping 
as well as degradation effects on overall interface passivation. 
2. Experimental 
For the experiments, AlOx (25 nm) and SiNx (100 nm) were deposited on hydrofluoric acid (HF) treated p-type 
FZ Si wafers ([100], Boron doped, 1-5 Ωcm, 280 μm thick) using an inline PECVD reactor (Roth & Rau MAiA). 
The thermal budget during SiNx deposition is 320-360 °C for ~1 min. After deposition one sample was annealed at 
425 °C in air (15 min). Symmetrical structures were fabricated for minority charge carrier lifetime measurements via 
QSSPC. For electrical measurements metal-insulator-semiconductor (MIS) structures were fabricated through 
aluminum contact deposition by thermal evaporation on top of the SiNx (pads) and on the Si wafer backside (fully 
covered). More details on the preparation process as well as electrical and structural investigations of such 
passivation stacks can be found in Ref. [22]. To determine the contributions of the effective oxide charge density 
(Qox,eff) and of the interface defect state density (Dit) of the c-Si/AlOx/SiNx structures on the passivation quality we 
carried out 1 MHz C-V measurements. Their evaluation is based on the analysis of the measured C-V curve in 
comparison with the corresponding theoretical one (Cth) of an ideal MIS capacitor (Dit = 0 and Qox,eff = 0) [23-26]. 
The C-V curve is either measured in sweep mode or in relaxation mode. In the latter case, the applied gate voltage is 
kept constant while the C-t trace is measured. Once the capacitance reaches a constant value for a time interval of  
15 s the C-t trace is stopped and the constant C-value is recorded for the C-V curve. This is then repeated for all gate 
voltages. In this manner, capacitances of the MIS-system in an equilibrium state are obtained. For high frequency  
C-V measurements the analysis of such relaxations allows the identification of deviating capacitances, e.g. due to 
unstable charges, which may lead to errors in the determination of Dit [26]. Capacitance relaxations are typically 
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observed in the inversion region due to the generation or recombination of minority charge carriers [24] after each 
voltage step, depending on measurement direction. These relaxations give insight into whether true inversion 
capacitances are reached or if leakage currents are present preventing the formation of an inversion layer. For charge 
trapping investigations, first, a constant gate voltage stress (Vstress) is applied for >400 s until a constant capacitance 
is obtained. The purpose of Vstress is to bring the c-Si/AlOx/SiNx structure into a well-defined charge equilibrium 
state. This is followed by a C-V sweep measured from accumulation to inversion, which reveals the obtained charge 
state. The same Vstress is applied again and a C-V sweep is then conducted from inversion to accumulation, in order to 
investigate hysteresis formation. In addition to possible fixed charges, other contributors to the charge state are 
chargeable traps near the c-Si/AlOx interface [27,28], traps near the SiNx/Al-gate and mobile charges [29] in the 
AlOx/SiNx stack. By hysteresis analysis the dominant contributor induced by the applied Vstress can be identified. 
3. Effects of annealing 
Fig. 1(a) demonstrates that in the as deposited state the AlOx/SiNx stack already exhibits a moderate passivation 
quality due to a partial activation of passivation by the thermal budget during SiNx deposition [30]. The passivation 
quality is enhanced upon annealing, leading to a higher τeff. For a reliable evaluation of the C-V characteristics it is 
essential to consider possible leakage currents that may influence the measured capacitance [31]. In Fig. 1(b) current 
density voltage (J-V) measurements are depicted for AlOx (25 nm) and SiNx (100 nm) single layers as well as 
AlOx/SiNx (25 nm/100 nm) stacks on c-Si. The AlOx/SiNx stack exhibits leakage current densities lower by several 
orders of magnitude as compared to the AlOx-single layer, thus, below ~10-7 Acm-2. This current density was 
identified as a threshold value, based on C-V measurements of thermal SiO2 on c-Si with varying oxide thicknesses 
and thus leakage current densities (not shown here). It was found that below this threshold the effect of leakage 
current densities on the formation of accumulation and inversion regions becomes negligible. The low leakage 
current densities of the AlOx/SiNx stack are due to the SiNx layer (100 nm), which by itself acts as an insulating layer 
(Fig. 1(b)) preventing charge injection from the gate into the AlOx (although charge injection into the SiNx may still 
occur). Thus, charge injection from the c-Si substrate into the AlOx/SiNx stack becomes the dominant injection 
mechanism. 
 
 
 
Fig. 1. (a) Effective minority charge carrier lifetimes and surface recombination velocities (SRVs) as functions of excess charge carrier density 
for as deposited and annealed PECVD-AlOx/SiNx stacks on c-Si. (b) Current density versus gate voltage of annealed single AlOx, single SiNx and 
AlOx/SiNx stacks on c-Si. The position of the flat band (FB) voltages is indicated by arrows. The current density threshold for reliable C-V 
measurements is indicated, leakage currents below do not considerably affect the formation of accumulation and inversion layers. 
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Fig. 2. Consecutively measured high-frequency (1 MHz) C-V sweeps and the corresponding effective charge density Qox,eff at mid gap (MG) of as 
deposited (a+c) and annealed AlOx/SiNx stacks (b+d). Qox,eff is obtained through comparison of the experimental with the theoretical C-V curve 
(Cth). Arrows indicate the sweep direction (acc-inv, solid lines, or inv-acc, dashed lines). For reference, the fixed charge densities of as deposited 
and annealed AlOx-single layers also obtained from C-V measurements are indicated.  
 
In Fig. 2 consecutive C-V curves in sweep mode were measured of the as deposited and annealed AlOx/SiNx 
stacks in order to investigate the stability of their oxide (or insulator) charge upon moderate applied potentials. The 
C-V sweeps were measured in both directions: first from accumulation to inversion (acc-inv, solid lines), then from 
inversion to accumulation (inv-acc, dashed lines). The consecutive C-V sweeps, in both directions, are numbered in 
the order they were performed (#1 to #11). The start- and end-voltages for each sweep were kept constant, unless a 
shift of the C-V curve along the voltage axis was evident. Fig. 2(a) and (b) show a selection of these sweeps,  
Fig. 2(c) and (d) show the obtained Qox,eff at mid gap (MG) of all consecutive sweeps, for the as deposited and the 
annealed sample, respectively. For reference, the stable fixed charge densities of as deposited and annealed  
AlOx-single layers on c-Si are indicated, which were obtained also through C-V measurements (not shown here). 
The initial sweeps (#1 to #4) of the as deposited AlOx/SiNx stack reveal a hysteresis formation typical for the 
trapping and detrapping of charges in AlOx defects states near the c-Si/AlOx interface. Note that the hysteresis forms 
around a value of Qox,eff = −(6±1)×1012 cm−2. Yet, sweeps #5 to #11 reveal a continuous shift of the C-V curves, 
along with a decrease of negative Qox,eff  down to a stable value of −0.7×1012 cm−2 indicating a diminishing 
hysteresis. This Qox,eff is similar to the fixed charge density found in as deposited AlOx single layers. This 
observation suggests that the larger initial Qox,eff  of the as deposited AlOx/SiNx stack is activated by the thermal 
budget during SiNx deposition leading to the moderate effective minority carrier lifetimes in the as deposited state 
(Fig. 1(a)). However, this charge state is not stable and is thus reduced by almost one order of magnitude upon 
relatively low applied gate voltages during the C-V sweeps. In contrast, the annealed AlOx/SiNx reveals a more 
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stable negative charge density with an average value of Qox,eff = −4.2×1012 cm−2 which is similar to the fixed charge 
density of an annealed AlOx single layer. In the annealed case the hysteresis with an amplitude of about  
±1×1012 cm−2 indicates that in addition to the fixed charges, charge trapping/detrapping phenomena and/or charge 
redistribution in the AlOx leads to fluctuations of Qox,eff. 
The next C-V experiment aims at the determination of the defect state density Dit at the c-Si/AlOx interface. 
Firstly, in order to minimize the charge instabilities in the AlOx/SiNx stack a Vstress of +20 V for 500 s was applied. 
This was followed by a C-V measurement in relaxation mode from accumulation to inversion. The resulting C-V 
curves with the corresponding capacitance relaxations ΔC obtained from the C-t traces for the as deposited and 
annealed samples are depicted in Fig. 3(a). On the one hand, the charge state of the as deposited sample during the 
measurement reveals a Qox,eff = −1.9×1012 cm−2, thus higher than the state after the consecutive C-V sweeps in  
Fig. 2(c). This indicates that the prior Vstress of +20 V has slightly recharged the AlOx/SiNx stack negatively. This 
negative recharging even occurs during the C-V measurement itself, as can be seen around the FB voltage in the  
ΔC-V graph in Fig. 3(a). On the other hand, the charge state of the annealed sample remains at  
Qox,eff = −4.3×1012 cm−2. As can be seen in the relaxation data of both samples, true inversion capacitance is reached. 
This is indicated by the inserted ΔC-t trace (as deposited: at 13 V), where the capacitance reaches a constant value 
due to the formation of an inversion region by generated  minority charge carriers. These observations are crucial for 
a reliable calculation of the corresponding theoretical C-V curves (Cth) for the determination of Dit. The resulting  
Dit spectra for both samples are depicted in Fig. 3(b). The corresponding relaxation data ΔC is plotted on a 
logarithmic scale in order to visualize the effect of charge instabilities on Dit. Exemplarily, the inserted ΔC-trace at 
0.3 eV for the as deposited sample indicates a negative charging of the AlOx/SiNx stack. Since the measurements 
were performed from accumulation to inversion the negative charging leads to a stretching of the C-V curve, 
 
 
 
Fig. 3. (a) High-frequency (1 MHz) C-V measurements with relaxation capacitance (ΔC) analysis of as deposited and annealed AlOx/SiNx stacks 
on c-Si. ΔC was obtained from C-t trace measurements until a constant C was reached at each applied gate voltage. The inserted ΔC-t trace (13 V) 
indicates generation of minority charge carriers in the inversion region. (b) Corresponding interface defect state density (Dit) and ΔC spectra in 
the c-Si band gap with respect to the valence band energy (Ev). Experimental Dit-data (open symbols) are fitted by the sum of exponential 
functions for strained bond defect states (UT) at the band edges and of Gaussian distributions G0 and G1 with energetic positions as reported for 
Pb0 and Pb1 Si dangling bond defect states. The sum of the Gaussians’ areas gives the total density of recombination active defect states Nit. The 
ΔC-t trace (0.3 eV) in the inset indicates slight negative charging of traps in the AlOx/SiNx stack around flat band (FB). 
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resulting in a decrease of its slope and thus in an increase of the calculated Dit values. Therefore, the error bars ΔDit 
estimated from the ΔC point towards lower Dit values, as can be seen in Fig. 2(b) for the as deposited sample. This 
estimation of ΔDit from ΔC is based on preliminary variations of the prior Vstress leading to variations of ΔC and thus 
ΔDit (not shown here). A correction factor for Dit was estimated, which yields ΔDit. For the annealed sample the 
relaxations are half an order of magnitude smaller than for the as deposited sample, thus negligible. This reflects the 
higher charge stability of the annealed sample. It is worth noting that for the AlOx-single layers on c-Si similar Dit 
values near the MG were obtained for the as deposited and the annealed samples (not shown here). This indicates 
that, unlike the annealing process, the thermal budget during SiNx capping has no considerable influence on the 
chemical passivation. 
In order to estimate the total defect density over the entire Si band gap, the Dit spectra of both samples were fitted 
by the sum of exponential functions representing strained bond defects UT at the band edges [32] and three Gaussian 
distributions (two denoted as G0 and one as G1) representing recombination active defects. The energetic positions 
of the three Gaussians were set as those reported for Pb0- and Pb1-type Si dangling bond defects at the c-Si(100)/SiO2 
interface [33-35]. Note that the Pb0 defect consists of donor states in the lower part and acceptor states in the higher 
part of the c-Si band gap, separated by about 0.7 eV and more or less symmetrically distributed in the silicon band 
gap [33,36]. The Pb1 levels are closer to mid gap, shifted toward the lower part of the Si band gap and with 
significantly smaller correlation energy [34]. Its distribution can thus be approximated by one Gaussian (G1).  
First-principles calculations revealed that the energetic positions of the Pb0, and Pb1 centers in the lower part of the  
c-Si band gap are approximately 0.29 eV apart [37]. The Gaussians denoted in the Dit-spectra may imply dominant 
Pb0- and Pb1-like defects, but the verification of their nature would require additional investigations e.g. via electron 
paramagnetic resonance (EPR) [38-40]. The sum of the areas of these Gaussians gives an approximation for the total 
defect state density Nit of the recombination active defects integrated over the entire Si band gap. For the as 
deposited sample Nit = 5.3×1012 cm−2 is obtained. Upon annealing it is reduced down to Nit = 2.9×1012 cm−2, thus by 
a factor of 1.8. This agrees with the reduction of Seff by factor of 1.7 (at Δn = 1015 cm−3) upon annealing. Since one 
can estimate that Seff ~ Nit [1] it can be concluded that this significant reduction of total interface defect states gives 
the main contribution to the enhanced passivation quality, i.e. the increase of τeff observed in Fig. 1(a). The minor 
discrepancy of the two factors may come from the slight reduction of the initial Qox,eff upon annealing (Fig. 2). 
4. Effects of constant voltage stress 
In this section the origin of the instabilities of Qox,eff in the as deposited sample are investigated, which upon 
consecutive C-V sweeps was reduced from a relatively high negative charge density of Qox,eff = −6×1012 cm−2 down 
to Qox,eff = −7×1011 cm−2 (Fig. 2(a)). For this purpose, C-V sweep measurements were performed after Vstress steps at 
varying voltages. In this context, both the stability of the annealed sample and the origin of the hysteresis formation 
are studied. Fig. 4(a) and 4(b) show C-V sweep measurements in both directions (acc-inv and inv-acc), each 
conducted after applying Vstress for the as deposited and the annealed sample, respectively. From these and a larger 
selection of C-V sweeps Qox,eff was calculated and is depicted vs. Vstress in Fig. 4(c) and 4(d). Here, the values of 
Qox,eff indicate hysteresis formation as observed in the upper figures. Starting at Vstress = 0 V, the as deposited sample 
shows a lower negative Qox,eff than the annealed sample, as seen already after the consecutive C-V sweeps  
(Fig. 2(a)). Their values are similar to those of their AlOx-single layer counterpart. In Fig. 4(a), after negative Vstress 
is applied, the C-V curve shifts towards negative gate voltages, thus the negative Qox,eff is reduced in Fig. 4(c). At 
larger negative Vstress hysteresis formation due to recharging of traps near the c-Si/AlOx interface becomes dominant. 
At Vstress = - 30 V the C-V curve is shifted to the negative gate voltage range, thus Qox,eff  becomes positive. This 
effect can be explained by holes being injected from the c-Si into the AlOx/SiNx-stack due to the negative gate 
potential. The positive charges are trapped and/or transported by the defect levels in the AlOx and may also charge 
traps in the SiNx layer. The main contribution to Qox,eff is thus the positive charge trapped in the AlOx and probably 
to some extent also in the SiNx. This assumption is supported by the formation of the hysteresis which is 
unambiguously attributed to charge trapping near the c-Si/AlOx interface through charge injection from the c-Si. 
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Fig. 4. High-frequency (1 MHz) C-V sweeps following a prior constant voltage stress Vstress and the corresponding effective charge density Qox,eff 
at mid gap (MG) of as deposited (a+c) and annealed samples (b+d). Arrows indicate the sweep direction (acc-inv or inv-acc) and Cth is the 
theoretical ideal C-V curve. A counter-clockwise hysteresis indicates charge trapping near the c-Si/AlOx interface through charge injection from 
the c-Si and is referred to as “traps”. A clockwise hysteresis may indicate charge injection at SiNx/Al gate interface and/or charge redistribution in 
the AlOx (and SiNx) bulk. The lines are polynomial fits and serve as guides for the eye. The fixed charge densities of as deposited and annealed 
single AlOx layers are indicated.  
Applying a positive Vstress > 20 V leads to an increase of the initially low negative Qox,eff of the as deposited 
AlOx/SiNx stack. At Vstress = 39 V Qox,eff even exceeds the fixed charge density of the annealed AlOx-single layer 
(Fig. 4(d)). The reason is that electrons are injected from the c-Si into the AlOx/SiNx stack, increasing the negative 
charge density. The hysteresis formation at Vstress > 20 V in Fig. 4(c) clearly indicates charge trapping near the  
c-Si/AlOx interface. Repeating the Vstress experiments revealed that this positive and negative charge trapping in the 
AlOx/SiNx stack is a reversible process. Consequently, for the as deposited sample it can be concluded, that the 
initially high Qox,eff measured in Fig. 2(a) is due to initially negatively charged traps, which were discharged upon  
C-V sweeps, thus through moderate applied potentials. This indicates that the partial activation of passivation due to 
the thermal budget during the SiNx deposition originates from the field-effect passivation induced by negatively 
charged traps probably located near the c-Si/AlOx interface. In Fig. 4(b) and (d) the same Vstress range was varied for 
the annealed AlOx/SiNx stack. In the positive Vstress range from 0 V up to +24 V, the initially already high Qox,eff 
remains more or less stable with an average value of −(4.7±1.0)×1012 cm−2. A clockwise hysteresis forms which can 
be attributed to either charge trapping near the SiNx/Al-gate interface through charge injection from the Al gate or to 
mobile charge redistribution in the AlOx/SiNx stack through trap-assisted transport [41]. Thus, charge injection from 
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Fig. 5. Interface defect state density (Dit)-spectra of as deposited (a) and annealed (b) AlOx/SiNx stacks on c-Si before and after applied Vstress up 
to -30 V and +39 V. Resulting total defect state densities Nit are indicated. 
 
the c-Si into traps is not the dominant charging mechanism for this Vstress range. However, for Vstress > 27 V the 
negative Qox,eff increases to about −(6±1)×1012 cm−2 and hysteresis formation switches polarity. This indicates that at 
these larger positive Vstress, negative charge trapping through charge injection from the c-Si becomes dominant and 
leads to an increase of the negative Qox,eff. These observations agree with the previous conclusion that the high 
negative Qox,eff = −(4.7±1.0)×1012 cm−2 of the annealed sample originates from fixed charges making the annealing 
process indispensable for the activation of the stable negative charge. Applying a negative Vstress for the annealed 
sample, though, leads to a decrease of negative Qox,eff. Similar to the as deposited sample, for a larger negative  
Vstress > -24 V, Qox,eff also becomes positive. This is most probably due to hole-injection into the AlOx/SiNx stack. 
The rather small hysteresis formation in this case may indicate that these positively charged traps are located further 
away from the c-Si/AlOx interface, i.e. in the AlOx and/or SiNx bulk. Thus, they cannot be recharged as easily by 
charge injection from the c-Si side into the AlOx/SiNx stack upon C-V sweeps in different directions.  Consequently, 
for the annealed sample it can be concluded that although the stable negative fixed charge initially dominates in 
regard to Qox,eff, traps located in the AlOx and/or SiNx  can be charged positively upon a negative Vstress. We assume 
that these positively charged traps can overcompensate the negative fixed charges, hence, lead to a net positive 
charge which would most probably deteriorate the quality of the field-effect passivation.  
A large (negative or positive) Vstress has a considerable effect on the c-Si/AlOx interface defect state density of the 
as deposited as well as the annealed sample as depicted in Fig. 5(a) and (b), respectively. The Dit spectra before and 
after the Vstress experiments are plotted (green, open symbols) and fitted (green, solid line). For the as deposited 
sample the resulting Nit = 7.8×1012 cm−2 indicates additionally generated defects states upon large Vstress. In addition, 
in this case the energetic positions of the Gaussians had to be adjusted to fit the experimental data upon Vstress. This 
is most likely related to inhomogeneities of the charge density introduced by Vstress, which deteriorate the shape of 
the Dit distribution [42,43]. In the case of the annealed sample (Fig. 5(b)), Dit increases more uniformly over the 
entire spectrum. Mainly the areas of the Gaussians needed to be adjusted to fit the Dit-distribution upon large Vstress. 
It can thus be concluded that the increase of the total defect density up to Nit = 5.5×1012 cm−2 upon Vstress is mainly 
due to the generation of additional defects (i.e. Si dangling bonds). This degradation of chemical passivation can be 
attributed to a dissociation of the atomic bonds (e.g. Si-H or Si-O bonds) [44-46]. 
5. Conclusions 
We have investigated and compared the contributions of the thermal budget (320-360 °C for ~1 min) during SiNx 
capping and of a post-deposition annealing (425 °C, 15 min, in air) on the passivation properties of AlOx/SiNx stack 
on c-Si. The thermal budget during SiNx-capping partially activates the passivation quality, which is seen as an 
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enhancement of effective minority charge carrier lifetime τeff. The C-V experiments indicate that this activation is 
mainly related to the field-effect induced by negatively charged traps in the AlOx/SiNx stack. However, these 
negatively charged traps are unstable and thus discharged due to electron detrapping and emission into the c-Si upon 
moderate applied voltages. In contrast, the annealing process leads to the generation of stable fixed negative 
charges. In addition it reduces considerably the total interface defect state density over the entire Si band gap. These 
results correlate with the lifetime measurements. Regardless of thermal treatment, applying a negative or positive 
Vstress reduces or enhances Qox,eff, respectively. The reduction is most likely due to the injection of holes, whereas the 
enhancement is most likely due to the injection of electrons from the c-Si into traps in the AlOx/SiNx stack. For a 
large enough negative Vstress hole-injection even leads to an inversion of the charge resulting in a positive Qox,eff. 
Regarding the field-effect passivation properties of AlOx/SiNx stacks on c-Si we conclude that trapping of 
negative charges near the interface is a crucial mechanism in addition to fixed negative charges contributing to the 
total effective negative charge. The negatively charged traps could be related to point defect levels with  
acceptor-like character, the fixed negative charge may originate from similar deep trap levels and/or the fixed 
negative charge of the tetrahedral AlO4. The activation of charged traps and fixed charges and thus their contribution 
to the field-effect passivation seems to depend on the temperature and duration of the thermal treatment. In addition, 
we have investigated the effect of large Vstress on the c-Si/AlOx interface defect state density over the entire Si band 
gap. We found that a large positive or negative Vstress leads to the generation of additional defect states. 
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